UNIVERSITY OF TWENTE.

Embedded Control Software Design with Formal Methods and Engineering models

BCS FACS / FME evening seminar BCS, London, 13-09-2010

Jan F. Broenink, Marcel A. Groothuis

Control Engineering, Department of Electrical Engineering, University of Twente, The Netherlands





Contents

UNIVERSITY OF TWENTE.



Introduction

Goals & Challenges

Properties Embedded Control Software

Method

Formalisms: DE / CT

Model-driven design, Design Space Exploration

Test case: production cell

Several DE formalisms: CSP, POOSL

2 types of control computers; CPU, FPGA

Structuring the embedded software

Building blocks

Separated error handling

Conclusions & Ongoing Work



Introduction Goals & Challenges

UNIVERSITY OF TWENTE.

Realization of Embedded Control System (ECS) software For mechatronics & robotic applications **Design Methodology** Model-driven ECS software design Models of Controllers and Robot Behavior Dependable software All code generated! Supporting tool chain Clear work flow -> separation of design steps ECS design challenges Heterogeneous nature Large design space

Special demands on the software

Essential Properties Embedded Control Software

Purpose: control physical systems **Dynamic** behavior of the physical system essential for SW Dependability: Safety, Reliability; Real time

Challenge: Heterogeneity

Layered structure, building blocks, reuse Multiple modeling formalisms / models of computation

Challenge: Large design space

Clear design flow, Focus per design step

Challenge: Demands on Software

Real-time constraints with low latency

- Early-phase testing via (co)-simulation
- Support in method

Introduction Embedded Control System UNIVERSITY OF TWENTE.

Essential Properties Embedded Control Software

Purpose: control physical systems **Dynamic** behaviour of the physical system essential for SW Dependability: Safety, Reliability

Embedded Control System (ECS) software



Real-time constraints with low-latency requirement

Combination of time-triggered & event driven parts

Multiple Models of Computation (MoC)

Multiple Modeling formalisms

Method Starting Points

Design Methodology

Model-driven ECS software design Dependable software / supporting tool chain

Use (formal) models for both

Checking properties (e.g. deadlock) Towards code generation

Structuring the Embedded Control Software

Overview & Support reuse Building blocks / design patterns Separate normal flow from exception handling

Clear work flow

Separation of design steps



One graphical model





UNIVERSITY OF TWENTE.

Method Formalisms used

UNIVERSITY OF TWENTE.



Continuous Time

Bond graphs

to differential equations

Discrete Event – several possibilities

gCSP, CSP (communicating sequential processes)

to checking

to code: CPU / FPGA

POOSL (parallel object oriented specification language)

to interpreted code

VDM++ (Vienna development method)

to checking

to code (?!)

Formalism Continuous-Time Modeling

Essential idea

Describe relevant dynamic behaviour

Diagrams to show the overview / structure

As nature is inherently concurrent

Result in ODE: ordinary differential equations

Can be simulated to show behaviour: f(t)

Port-based approach -> Bond Graphs

Directed graph: submodels & ideal connections

Domain-independent

Analogies between physical domains

Encapsulation of contents

Interface: ports with 2 variables

(u, i): voltage & current; (F, v): force & velocity;

Equations as equalities (math. Equations)

Not as algorithm: u = i * R -> u := i * R of i := u / R



Power amplifier

Scalin

Actuators

Sensors

Physical process

Bond graphs: labeled and directed graphs vertices: submodels

idealized descriptions, concepts edges: ideal energy connection called **bonds**, bilateral signal flow

Formalism CT with Bond Graphs

Analogies

Capacitor		Spring			
Coil		Mass			
Resistor		Friction			
Voltage source		Force source			
Voltage	u	Force	F		
Current	i	Velocity	V		



e – effort f – flow

С

R



R





UNIVERSITY OF TWENTE.

Formalism Discrete-Event Modeling

Dataflow diagrams based on CSP process algebra

Modeling concurrent behavior Communicating Sequential Processes (Hoare) Synchronous behavior (rendezvous communication) Formally verify-able: model checker FDR2

Processes & Events

Process alphabet: set of events Communication: channels Scheduling at rendezvous: in application

Process operators

PAR, ALT, SEQ PRI-PAR Example gCSP





Power

Scalind

amplifier

nvsical svste

Actuators

Sensors

Physical process



Formalism DE with gCSP

UNIVERSITY OF TWENTE.



Jan Broenink

Method Overview Model-Driven Design

Way of Working Abstraction Idea Abstraction level Hierarchy -ever of detail Split into Subsystems Requirements Cope with complexity Exploration of alternatives Model-driven design Specification **Design Space Exploration** Aspect models Architecture Make choices Limit solution space Implementation Step-wise refinement Realization Add detail Feasible Lower abstraction Final product design space Solutions Implementation

Jan Broenink

Realization

Concurrent design trajectory

Early Integration where possible

UNIVERSITY OF TWENTE.

Jan Broenink

Approach

Way of Working

Discrete Event

Continuous Time

dynamics

Interfaces & target

ECS with Formal Methods and Engineering Models

13

Method Design Method ECS SW

Stepwise & local refinement

Timing low-level behaviour

Scaling/conversion factors

Mechatronic system From models towards ECS code Top level Physical Verification by simulation & model checking Abstract SW System laver model Modelina Л ᠊ᡘᠶ **Supervisory** Control & Interaction Law model Desian Abstract interactions concurrent actors ᠊ᡘᡃ 꾸 Interaction between different MoCs DE - CT Implementation Interfaces Interfaces \mathcal{T} Timing Implementation Model & Understand Physical system Target details N7/ (real-) time ት ሥ Simplify model, derive the control laws DE SW **CT SW** layers layers Integration (Add non-ideal components (AD, DA, PC) **ECS SW Realization** Integrate DE & CT into ECS SW

hysical system Power Actuators amplifier Physical process Filtering Sensors Scaling

Method MoC & Method Steps

UNIVERSITY OF TWENTE.

Models of Computation A: Plant (bond graphs) -> simulation **B:** Loop Control Laws -> into code on target C: Supervisory / Interaction -> code on target **Co-simulation** Combines models Discrete Event & Continuous Time Stepwise refinement 'Better' testing

Concurrent engineering



Method MDD example, also DSE

UNIVERSITY OF TWENTE.



UNIVERSITY OF TWENTE.

Contents

Introduction

Goals & Challenges

Properties Embedded Control Software

Method

Formalisms: DE / CT

Model-driven design, Design Space Exploration

Test case: production cell

Several DE formalisms: CSP, POOSL

2 types of control computers; CPU, FPGA

Structuring the embedded software

Building blocks

Separated error handling

Conclusions & Ongoing Work

Test Case Production Cell

Production cell demonstrator Based on:

Stork Plastics Moulding machine



Architecture:

CPU (ECS / FPGA programmer) FPGA (digital I/O / ECS)

6 Production Cell units

Action in the production process Moulding, Extraction, Transportation, Storage Synchronize with neighbours Deadlock possible on > 7 blocks



Production Cell ECS implementations UNIVERSITY OF TWENTE.

Embedded Control System Implementations

Nr.	Name	Data type	Target	Realization
Α	gCSP RTAI Linux	Floating point	CPU	Yes
В	POOSL	Floating point	CPU	Yes
С	Ptolemy II	Floating point	CPU	Yes
D	gCSP QNX RTOS	Floating point	CPU	Partial
Е	gCSP Handel-C int	Integer	FPGA	Yes
F	gCSP Handel-C float	Floating point	FPGA	Yes
G	SystemCSP	-	-	No
Н	VDM++			Idea

Different choices

OS: RTAI Linux QNX No OS And many more	Formalisms: CSP CCS Multi MoC	Tools: gCSP, FDR2 20-sim POOSL Ptolemy II	Architecture: CPU FPGA Seq→ ↔ Par
		Overture	

ECS with Formal Methods and Engineering Models

CPU gCSP RTAI (A)

UNIVERSITY OF TWENTE.

Focus: proof of concept gCSP

Proof of concept gCSP for Embedded Control Systems software Combination of untimed CSP and real-time Linux

6 PARs

Realization

Bottom up

6 Semi-independent units

PRIPAR for (real-time) priority levels

Periodic timing

TimerChannels

ECS SW Environment Rendezvous with OS timer Formal check with FDR2 Generated code from

gCSP + 20-sim





gCSP RTAI

UNIVERSITY OF TWENTE.



CPU gCSP RTAI (A)

Results

gCSP and CSP are usable for ECS software
Graphical process & channel structure
Debugging CSP processes difficult (textual) gCSP animation
Formal verified process/channel structure (CSPm FDR2)
Real-time behaviour gCSP code + CTC++ library + RTAI Linux
Missed deadlines; large process-switch overhead; high CPU load
Challenge: Discrete Event CSP + Time Triggered loop control

Improvements

Timing implementation

CSP scheduling v.s. hard deadlines QNX RTOS version CTC++ library Modeling

Diagram structure, Interaction, Hierarchy

CPU POOSL (B)

POOSL = Parallel Object Oriented Specification Language TU/e

CCS process algebra + Timing extension Modeling high level behaviour Embedded Systems



FPGA gCSP Handel-C

UNIVERSITY OF TWENTE.



Object orientation, processes, channels FPGA: ????

ECS with Formal Methods and Engineering Models

FPGA Loop Controller

UNIVERSITY OF TWENTE.

PID loop-controller algorithm

Proportional, Integral & Derivative terms

Floating point

Feedback loop: error minimization

Error fluctuates around 0; calculation accuracy needed





```
factor = 1 / ( sampletime + tauD * beta );
uD = factor * ( tauD * previous(uD) * beta + tauD * kp * ( error - previous(error)) + sampletime * kp * error );
uI = previous( uI ) + sampletime * uD / tauI;
output = uI + uD;
```

ECS with Formal Methods and Engineering Models

Loop Controller Floating point alternatives

Alternative	Benefit	Drawback		
Floating point library, CPA 2009	High precision; re-use existing controller	Very high logic utilization		
Fixed point library	Acceptable precision	High logic utilization		
External FPU	High precision; re-use existing controller	Only high-end FPGA; expensive		
Soft-core (Trade-off an	ation unless ion			
Soft-core FPU	High precision: re-use	Scheduler / resource manager		
	existing controller	required		
Integer, CPA 2008	Native data type	Low precision in small ranges; adaptation of the controllers needed		

Realization Handel-C

UNIVERSITY OF TWENTE.

void Rotation(chan* eb2ro_err, chan* ro2eb_err, chan* fb2ro_err, chan* ro2fb_err, chan* eb2ro, chan* ro2fb)



Results FPGA Usage (integer)

UNIVERSITY OF TWENTE.

Real parallelism

6 Production Cell Units run parallel Integer algorithm (no floating point)

Manual translation time consuming

Accurate timing

Estimated FPGA Usage

Xilinx Spartan 3s1500



Element	LUTs	(amount)	Flipflops	(amount)	Memory	Used ALUs
PID controllers	13.5%	(4038)	0.4%	(126)	0.0%	0
Motion profiles	0.9%	(278)	0.2%	(72)	0.0%	0
I/O + PCI	3.6%	(1090)	1.6%	(471)	2.3%	0
S&C framework	10.3%	(3089)	8.7%	(2616)	0.6%	0
Free	71.7%	(21457)	89.1%	(26667)	97.1%	32

Production Cell - Top-level gCSP

PID controllers take 50% of the *used* space, <1% of the code PID controllers run | | @ 1 ms with idle time 99,95%

FPGA Trade-offs floating point

UNIVERSITY OF TWENTE.

Sequential Pipelined Handel-C floating point library
Sequential Parallel Production Cell Unit (PCU) execution
32 bit Handel-C 16-bit Xilinx Coregen floating point
Soft-core or hard-core CPU with floating point unit.



Results FPGA Usage (floating point)

UNIVERSITY OF TWENTE.

Less parallelism

- Sequential PCU execution, but still meeting our deadlines
- Sequential floating point calculation
- Central re-used (scheduled) Motion profile + PID controller process

Estimated FPGA Usage

Xilinx Spartan 3s1500

Element	LUTs	(amount)	Flipflops (amount)	Memory	Used ALUs
Floating point library + wrappers	27.4%	(8191)	19.7%	(5909)	0.0%	4
PID controllers	4.2%	(1251)	0.3%	(91)	0.0%	0
Motion profiles	1.1%	(314)	0.5%	(163)	0.0%	0
I/O + PCI	4.1%	(1250)	1.8%	(534)	2.3%	0
S&C framework	5.6%	(1666)	4.2%	(1250)	0.3%	0
Free	57.6%	(21457)	73.5%	(22005)	97.4%	28

Red = more resource usage, Green = less resource usage compared to int version

Floating point library takes 37% of the *used* space

Common CPU & FPGA

Hierarchical process-oriented implementations

Layered 'software' structure with DE + CT/DT parts

Create re-usable standardized building blocks

Modeling process structures Implementation efficiency

Many small processes scheduling overhead

Often multiple channels between them *Needed:* buses

Formal verification

User-friendly model-to-formal language translation still lacking

FPGA implementations

Alternative for common CPU / PLC solutions

Accurate timing

Design time is higher and black box debugging is more difficult

UNIVERSITY OF TWENTE.

Contents

Introduction

Goals & Challenges

Properties Embedded Control Software

Method

Formalisms: DE / CT

Model-driven design, Design Space Exploration

Test case: production cell

Several DE formalisms: CSP, POOSL

2 types of control computers; CPU, FPGA

Structuring the embedded software

Building blocks

Separated error handling

Conclusions & Ongoing Work

Structuring ECS

UNIVERSITY OF TWENTE.

Structuring the Embedded Control Software

Overview for the designer

Re-usable framework for SW and HW based designs

Building blocks / design patterns

Separate normal flow from fault handling

Process-oriented approach

Inspired by CSP, block diagrams, bond graphs

Describe concurrent behaviour

Structuring in layers is supported

Use benefits of CSP (checking)



ECS structure Production cell

UNIVERSITY OF TWENTE.

6 independent Production Cell Units

Interaction: handshake for block delivery No central supervisor



ECS with Formal Methods and Engineering Models

ECS structure Top level

UNIVERSITY OF TWENTE.

Add Error communication

Inform neighbours when needed



PCU: Production cell Control Unit

Jan Broenink

ECS with Formal Methods and Engineering Models

ECS structure one PCU

UNIVERSITY OF TWENTE.



ECS structure Controller

UNIVERSITY OF TWENTE.

Production Cell Unit Controller

Sequence controller:	
Setpoint generator:	
Loop controller:	

determine order of actions generate motion profiles control law



ECS with Formal Methods and Engineering Models

ECS structure PCU Safety layer

UNIVERSITY OF TWENTE.

Production Cell Unit Safety layer

- Exception catcher: detect errors
- Exception handler: handle & select required action
- State handler: put PCU in a safe state





Jan Broenink

ECS structure Error propagation

UNIVERSITY OF TWENTE.

Flow of error operation



Feeder belt



Feeder

Insight maturity (academic) tools for ECS design Standardized process-oriented layered ECS structure Trade-off CPU / FPGA solution

CPU: short design time, real-time behaviour critical issue FPGA: longer design time, more complicated, accurate timing

Design Space Exploration results

7 different implementations for same setup Valuable information for improvement design methods & tooling

Ongoing work

gCSP version 2 Improvement Design Methodology

Movies

UNIVERSITY OF TWENTE.



Jan Broenink

ECS with Formal Methods and Engineering Models

UNIVERSITY OF TWENTE.

Embedded Control Software Design with Formal Methods and Engineering models

BCS FACS / FME evening seminar BCS, London, 13-09-2010

Jan F. Broenink, Marcel A. Groothuis

Control Engineering, Department of Electrical Engineering, University of Twente, The Netherlands



